An analytical capacitance model for a-SkH thin fdm transistors, that considers deep and tail states simultaneously, is presented. Using an effective temperature approach and a charge-oriented concept, the localised deep and tail states have k e n considered in the capacitance model. As verified by the published data, this analytical capacitance model provides an accurate prediction of the C-V characteristics of an a-Si:H thin fh transistor.
reported [ 2 4 ] . However, for transient analysis, a capacitance model as for a typical MOS device as shown in Fig. 1 [7, 81 is important. Owing to the complicated distribution of localised acceptor states in the energy gap of amorphous silicon, an analytical capacitance model is difficult to obtain because analytical models of the free and trapped charges in the channel of the aSi:H TFT are difficult to obtain. Shur et al. [9, 101 reported a capacitance model for a-Si:H TITS based on field-dependent mobility. Neudeck et al. [I I ] developed a capacitance model but numerical iteration is required. In this Letter, using an effective temperature approach and charge-oriented concept, both deep and tail states can be included in deriving the analytical capacitance model in a simple way. is expressed by eqn. 6. By integrating the free camer density in the vertical direction of the a-Si:H TFT from the oxide/a-Si interface (x = 0) to the end of the channel in the a-Si thin film (x = 1). the total free carriers in the a-Si:H TFT can be obtained as shown in eqn. 7. Applying the Gauss law at the oxidda-Si interface and considering the voltage drop in the oxide region, the transport current can be expressed by eqn. 8. The drain charge and the gate charge are described by eqns. 9 and 10, respectively. Therefore, the gate-todrain capacitance C, can be expressed as the s u m of the gate-todrain overlapped capacitance and the intrinsic gate-todrain capacitance (similarly for the drain-to-gate capacitance) as shown below 
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Neglecting trapped charges, the effective temperature at the oxidel a-Si interface becomes T, = 2T. From eqns. 9-11. C,, and C,, become as for conventional MOS devices.
Appendix I: Important equations: 0 . 2~ Al,,l%,,,As/ G%.4,1%.53As LMHEMT on InP with an undoped GaInAs layer to reduce gate leakage have been realised and their DC and RF properties have been investigated at cryogenic temperatures. The cutoff maximum frequencies of oscillation F , , up to 260Hz are extrapolated at 50K from the maximum unilateral gain (MUG) determined using S parameters measured up to 40GHz. Evolution of gate leakage current and RF characteristics against gate and drain biases are presented between 50 and 300K.
The cryogenic RF study of 0 . 2~ gated HEMTs on InP bonded on chip carriers has been reported up to -10-12GHz [I] . We present an investigation down to 50K of lattice matched HEMTs on InP, with direct on-wafer coplanar S parameter measurements up to 40GHz. The heterostructure grown by MBE (Fig. 1) consists of a 2500k, Ab,I%,,As buffer layer, a 300A n i d . Al,,,I%,As channel, a 30A AlInAs spacer, a 60A heavily Si doped (1019m") AlInAs layer, a l00A n.i.d. AlInAs layer, followed by a 50A n.i.d. GaInAs layer to reduce gate leakage currents and gate capacitances and a IWk, Si doped (2.10'8cm-3) GaInAs cap layer. A mixed and matched process is applied in the HEMT fabrication. Electrode pads and mesa area are patterned optically, and the gate is e-beam patterned with JEOL JBXSDII.
The shift in threshold voltage (300K-50K) is less than 0.1V (VCh = -1.6V). The structure has good breakdown characteristics shown by intensive R F testing up to V, = 4V without failure. The maximum intrinsic transconductance Gm,, which is obtained at V, -0.5V and low V, = 0.6V rises from SOOmS/mm at 300K to 690mS/mm at 50K. The corresponding gate leakage current I,, which at low V, is essentially a tunnelling current, decreases in this temperature range from 8 to 4 m m m . These values are much smaller than in conventional InP HEMTs with same gate length. Fig. 2 shows that at higher V, (> 1.4V) another gate current component appears in the pinch-off region which is currently asswiated with impact ionisation [2] . We observe a peak, the amplitude
